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Abstract - BF2 implanted stacked z-silicon (SAS)
electrode capacitors were fabricated on n-type silicon
substrates. The purpose of this electrode scheme was
to quantify the effectiveness of stacked films in
suppressing boron penetration into the dielectric and
substrate. A 1SOA thick silicon dioxide was used as
the capacitor dielectric. The top cx-silicon electrode
was deposited in a three step process using low
pressure chemical vapor deposition (LPCVD). A
controlled sample was fabricated using LPCVD
polysilicon (Poly) as the top electrode. The samples
were tested for dielectric degradation using voltage
ramping techniques. The breakdown field was
recorded for 2 different size capacitor areas. This
testing shows that there is not significant differences
between the SAS and poly gate structures on oxide
quality. However, further investigation must be done
on other issues such as oxide charge trapping, flat
band shift and oxide growth before a complete
conclusion is made.
I. INTRODUCTION
As CMOS technology continues to scale into the
deep subm.icron region, p+ polysilicon gate pMOS is
becoming widely used to eliminate short channel effects
[1] and, decrease channel leakage and improve
subthreshold characteristics. Currently buried channel
pMOS is the dominant process technology. However this
device requires a p-type threshold adjust implant. This
implant has the effect of creating a more conducive
leakage path between the source and drain regions of the
transistor and of increasing the subthreshold swing
parameter S. In addition, as threshold voltage reductions
continue, the dose of this implant must become larger
while reducing the implant energy. However, the low
energy required is becoming hard to control. P+ gate
provide more process control over subthreshold and
threshold voltage characteristics 12]. In addition it has
been shown that p+ poly-Si gate pMOS is more resistant
to hot carrier induced instability than n+ poly-Si pMOS
[2].
However, p+ poly-Si gate pMOS is not without
drawbacks. Boron dopant, which is widely used fore p+
regions, segregates into the oxide dielectric resulting in
degradation. Further diffusion of boron into substrate
can lead to threshold voltage shifts. It has also been
shown that fluorine, introduced from the BF2 species,
can enhance boron diffusion, lead to negative-charge
interface states [3] and increase oxide thickness when
subjected to additional thermal cycles[4]. In addition.
since phosphorus acts as a getterer for mobile ions. p+
poly-Si gates are more susceptible to mobile ion
contamination than n+ poly-Si gates. Lastly, p-type
dopants segregate more easily into suicides than n-type
dopants leaving a depletion region near the suicide
polysilicon interface.
There have been many solutions suggested to
reduce the negative effects of p+ poly-Si while
maintaining it’s advantages. Oxynitrides have been
widely used as gate dielectric to acts as a barrier to boron
diffusion. These nitrides could be grown using NO2. NO,
NH3 treated oxides or nitrogen implanted silicon.
However, it is important that the peak nitrogen
concentration be near the gate-dielectric interface.
Phosphorus in the gate materials has also been shown to
act as a getterer of fluorine and decrease boron
penetration into the gate oxide [5].
Another method to suppress boron and fluorine
diffusion is to use stacked gate material. It has been
shown that boron penetration effects can be suppressed
by using a stacked cx-silicon (SAS) gate structure. In this
structure dopant atoms tend to segregate at the stacked
film and gate-oxide interfaces. Oxide quality and flat
band shift as function of dopant annealing temperature
can be monitored to quantif~’ the effectiveness of the SAS
structure. This experiment focuses on oxide breakdown
characteristics for both SAS and poly electrode
capacitors. Results show that there are not significant
differences in oxide breakdown characteristics between
the two capacitors.
II. EXPERIMENTAL PROCEDURES
Capacitors were fabricated on 100mm n-type
silicon wafers with a crystal orientation of <100> and a
substrate resistivity of 10≤2-cm. The sample wafers were
clean using a standard RCA clean process and capacitor
areas were formed using a LOCOS process. This help to
ensure that total removal of oxide would not occur at the
Sanchez, D.A.: BF2 Implanted Stacked c~-Si1icon Gate Capacitors 15th Annual Microelectronic Engineering Conference. 1997
edges of the polysilicon electrodes and that probe contact
would not disturb the thin capacitor oxide. A P31 3e12
ions/cm2 8OKeV threshold adjust implant was performed
through a sacrificial oxide.
Oxide growth was performed in dry 02 at 950C
for eleven minutes. This included the 4 minute ramp up
time from the push in temperature of 900C. A twenty
minute anneal in nitrogen at 950C followed the oxidation
to ensure full oxidation. The wafers were then pulled at
700C to reduce any oxidation from the clean room
ambient. The resulting oxide thickness was 140-150A.
The SAS electrode was performed in a three step
silane LPCVD process. A 1500A cc-silicon layer was
deposited at 560C with a chamber pressure of 375mT.
The silane was then pumped out of the system and the
chamber was purge with nitrogen for twenty minutes. It
was hoped that this purge would stop any grain growth
and change the surface slightly to suppress any continues
grain growth. A second 1500A cc-silicon layer was then
deposited resulting in a total film thickness of 3000A.
The cc-silicon deposition rate was 28AJmin. The poly
electrode was deposited at 6 1OC with a chamber pressure
of 375mT. The poiy deposition rate was 80A/min.




voltage was swept from 0 to 22V in 0.2V increments.
Capacitor current was monitored to determine breakdown
voltage. Two different area size capacitors were tested
(lkp.m2 and l0kiim2).
III. RESULTS AND DISCUSSION
Figure 2 shows a typical breakdown curve of a
tested capacitor. Typical breakdown fields were in excess
of IOMV/cm for both medium and small area capacitors.
Capacitors with large breakdown field had current
densities in excess of 5OnA/um2 at breakdown. Current
densities at fields below the onset of Fowler-Nordheim
tunneling were <2OfAJum2, indicating that the oxides
were good quality and that the large current densities at
higher fields was not due to pinholes. In addition.
surface charge analysis of the capacitor dielectric was
performed before the electrode deposition and indicated
good quality oxides with less than lel 1/cm2 fixed oxide
charge.
Figure 2. Typical breakdown curves of a medium area
capacitor. The curves at the far left is the breakdown curves
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The capacitor electrode was patterned using RIE
etching with a SF~O2 chemistiy. The etch rate was
6800A/min. The samples were then ion implant with
BF2 at an energy of 12OKeV and a dose of 2e1 5/cm2.
Implant time was 30 minutes per sample. The dopant
atoms were then activated using a furnace tube at 1025C
for 10 minutes in nitrogen. The backside of the samples
were then etched in an RIE chamber to ensure good
electrode contact to the substrate. Figure 1 shows the
SUPREMIV simulated dopant profile in the substrate
after anneal.
Sample were tested electrically using an HP4145
semiconductor parameter analyzer. The substrate was
grounded while a positive voltage was applied to the p+







Figure 3 shows the electric field breakdown
distributions for the small area capacitors. Analysis of
variance shows that there are no significant differences
between the SAS and poly gate structures. However, the
SAS structures show slightly less breakdown field
strength. Figure 4 show the breakdown distribution for
medium area capacitors. Analysis of Variance shows
that there does seem to be a difference in these two
samples. The po1y electrode structure seems to show
greater strength than the SAS electrode capacitor.
However this does not agree with the small area capacitor
data. This differences between the SAS and p013
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Additional work in the way of oxide stressing,
flat band voltage shift, charge trapping tests should be
done on the prepared samples to further investigate
differences between the SAS and poiy structures.
Moreover, additional samples should be prepared at
thinner dielectric thickness and tested.
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